Network on Chip Architectures for High Performance Digital Signal Processing Using a Configurable Core | IEEE Conference Publication | IEEE Xplore