A novel efficient FPGA architecture for HMMER acceleration | IEEE Conference Publication | IEEE Xplore