An implementation of a directory protocol for a cache coherent system on FPGAs | IEEE Conference Publication | IEEE Xplore