Automatic generation of identical routing pairs for FPGA implemented DPL logic | IEEE Conference Publication | IEEE Xplore