Extracting memory-level parallelism through reconfigurable hardware traces | IEEE Conference Publication | IEEE Xplore