Improving memory performance in reconfigurable computing architecture through hardware-assisted dynamic graph | IEEE Conference Publication | IEEE Xplore