Performance modeling and optimization of 3-D stencil computation on a stream-based FPGA accelerator | IEEE Conference Publication | IEEE Xplore