A hardware architecture for filtering irreducible testors | IEEE Conference Publication | IEEE Xplore