Zero-latency datapath error correction framework for over-clocking DSP applications on FPGAs | IEEE Conference Publication | IEEE Xplore