Optimal processor interface for CGRA-based accelerators implemented on FPGAs | IEEE Conference Publication | IEEE Xplore