An efficient hardware design of SIFT algorithm using fault tolerant reversible logic | IEEE Conference Publication | IEEE Xplore