High Level Synthesis of ROS Protocol Interpretation and Communication Circuit for FPGA | IEEE Conference Publication | IEEE Xplore