Simultaneous reconfiguration of issue-width and instruction cache for a VLIW processor | IEEE Conference Publication | IEEE Xplore