Racetrack memory-based encoder/decoder for low-power interconnect architectures | IEEE Conference Publication | IEEE Xplore