A 2.48Gb/s FPGA-based QC-LDPC decoder: An algorithmic compiler implementation | IEEE Conference Publication | IEEE Xplore