A Clock Synchronization Strategy for Minimizing Clock Variance at Runtime in High-End Computing Environments | IEEE Conference Publication | IEEE Xplore