Dataflow to Hardware Synthesis Framework on FPGAs | IEEE Conference Publication | IEEE Xplore