Generation of tests for the localization of single gate design errors in combinational circuits using the stuck-at fault model | IEEE Conference Publication | IEEE Xplore