A temporal logic for data-flow VHDL | IEEE Conference Publication | IEEE Xplore