Formal verification of VHDL: the model checker CV | IEEE Conference Publication | IEEE Xplore