Formalization of finite state machines with data path for the verification of high-level synthesis | IEEE Conference Publication | IEEE Xplore