Combination of radix-2m multiplier blocks and adder compressors for the design of efficient 2's complement 64-bit array multipliers | IEEE Conference Publication | IEEE Xplore