Testable Error Detection Logic Design Applied to an Asynchronous Timing Resilient Template | IEEE Conference Publication | IEEE Xplore