Validating an Automated Asynchronous Synthesis Environment with a Challenging Design: RISC-V | IEEE Conference Publication | IEEE Xplore