The complexity of compacting hierarchically specified layouts of integrated circuits | IEEE Conference Publication | IEEE Xplore