Optimization of Memory-Constrained Hybrid BIST for Testing Core-Based Systems | IEEE Conference Publication | IEEE Xplore