Designing HIPAOC: High Performance Architecture On Chip | IEEE Conference Publication | IEEE Xplore

Designing HIPAOC: High Performance Architecture On Chip


Abstract:

New high performance architectures combining high and low level techniques are widely used today, and FPGA-based designs offer excellent platforms for this kind of system...Show More

Abstract:

New high performance architectures combining high and low level techniques are widely used today, and FPGA-based designs offer excellent platforms for this kind of systems. There are a lot of multiprocessor systems implemented on FPGApsilas but they are very often application and platform specific. This paper describes the HIPAOC (high performance architecture on chip) system, a general purpose and reconfigurable high performance architecture implemented on a single FPGA. The proposed design is application and platform independent and furthermore, two different memory models, shared or distributed memory, can be used depending on the designer requirements. Therefore it is not only a multiprocessor on chip, it can be a multicomputer on chip too.
Date of Conference: 11-13 June 2008
Date Added to IEEE Xplore: 25 July 2008
ISBN Information:

ISSN Information:

Conference Location: Le Grande Motte, France

Contact IEEE to Subscribe

References

References is not available for this document.