FPGA hardware in the loop system for ERTMS-ETCS train equipment testing | IEEE Conference Publication | IEEE Xplore