An architecture level simulation methodology | IEEE Conference Publication | IEEE Xplore