Modeling and simulation of a fault tolerant ATM switching architecture | IEEE Conference Publication | IEEE Xplore