Performance predictions for speculative, synchronous, VLSI logic simulation | IEEE Conference Publication | IEEE Xplore