Automatic verification of instruction set simulation using synchronized state comparison | IEEE Conference Publication | IEEE Xplore