Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes | IEEE Conference Publication | IEEE Xplore