An Area-Efficient FPGA-Based Architecture for Fully-Parallel Stochastic LDPC Decoding | IEEE Conference Publication | IEEE Xplore