A new FPGA-based postprocessor architecture for channel mismatch correction of time interleaved ADCS | IEEE Conference Publication | IEEE Xplore