In this paper, we study the error performance of programming architectures for Flash memories. Specifically, we propose an advanced programming architecture and evaluate its performance via computer simulations. We show that the proposed method can improve the error performance under severe interfering effects, which is the case for the next-generation Flash memories with very small cells employing multiple levels.