PLL Real Number Modeling in SystemVerilog | IEEE Conference Publication | IEEE Xplore