A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects

A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects | IEEE Conference Publication | IEEE Xplore