Power-Down Mode Verification for Hierarchical Analog Circuits | IEEE Conference Publication | IEEE Xplore