Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing | IEEE Conference Publication | IEEE Xplore