A Multi-level Analog IC Design Flow for Fast Performance Estimation Using Template-based Layout Generators and Structural Models | IEEE Conference Publication | IEEE Xplore