A topology-agnostic test model for link shorts in on-chip networks | IEEE Conference Publication | IEEE Xplore