Leakage aware SER reduction technique for UDSM logic circuits | IEEE Conference Publication | IEEE Xplore