Robust multi-phase clock generation with reduced jitter | IEEE Conference Publication | IEEE Xplore