An embedded read only memory architecture with a complementary and two interchangeable power/performance design points | IEEE Conference Publication | IEEE Xplore