Synchronous latency-insensitive design for multiple clock domain | IEEE Conference Publication | IEEE Xplore