Design study of (2 x 2) core architecture for matrix multiplications via programmable graph architecture | IEEE Conference Publication | IEEE Xplore