A novel five-transistor (5T) sram cell for high performance cache | IEEE Conference Publication | IEEE Xplore