Mapping of partial reconfigurable data flows to Xilinx FPGAs | IEEE Conference Publication | IEEE Xplore