A highly reconfigurable computing array: DSP plane of a 3D heterogeneous SoC | IEEE Conference Publication | IEEE Xplore